CORTEXA
← Browse
arxivcs.OScs.ARcs.NI2026-07-17

Rethinking Polling Efficiency in Service Core Network Stacks

Matheus Stolet, Simon Peter, Antoine Kaufmann

Idle network service cores are treated as wasted compute. This assumption motivates increasingly sophisticated mechanisms that reclaim idle cores at microsecond timescales. We argue that this view no longer matches modern server hardware. On contemporary multicore processors, active cores compete for a shared package level power and thermal budget. Once that budget becomes the limiting resource, an idle core that waits efficiently returns compute capacity that hardware can redistribute to productive work. Measurements on a recent AMD EPYC processor show how waiting strategy, processor topology, and idle duration determine this tradeoff. Our results suggest that reclaiming idle cores often yields less benefit than commonly assumed while introducing substantial scheduling complexity. We propose a budget centric view of service core systems in which power, rather than core occupancy, becomes the fundamental resource and waiting policy becomes a first class systems design choice.

View free PDFSource page

Related papers

arxivcs.LGcs.ARcs.OS2026-07-16

PolyQ: Codesigning End-to-End Quantization Framework for Scalable Edge CPU LLM Inference

Hyunwoo Oh, Suyeon Jang, Hanning Chen, KyungIn Nam, Sanggeon Yun, Ryozo Masukawa, et al.

CPUs are the most universal target for on-device LLM inference, but existing low-bit quantization methods offer either coarse operating points or fine-grained mixed precision that is difficult to execute efficiently on CPUs. We present PolyQ, a CPU-oriented compiler/quantization…

View free PDFSource page
arxivcs.ARcs.LGcs.OS2026-07-16

ExaGEMM: Exploration Framework for CPU-Driven ML Inference via Associative In-Register Computing for Low-Bit GEMM

Hyunwoo Oh, Suyeon Jang, Hanning Chen, Sanggeon Yun, Ryozo Masukawa, Mohsen Imani

Low-bit GEMM is increasingly central to efficient ML inference, yet very-low-bit execution remains a poor fit for conventional CPUs. Practical deployment spans fragmented regimes-from 1/2/4-bit weights to varying activation precision-whose feasibility, reuse opportunity, and supp…

View free PDFSource page
arxivcs.CRcs.AIcs.ARcs.DCcs.LG2026-07-20

PRISM: Sensitivity-Aware PolynoMial PRuning for EffIcient Neural Network Encryption

Sahaj Majavdia, Mahdi Taheri

Structured pruning is essential for making neural network inference feasible under homomorphic encryption (HE), yet its impact on model reliability has remained unexplored. This paper presents a systematic reliability characterization of pruned CKKS-encrypted neural networks and…

View free PDFSource page
arxivcs.NIphysics.optics2026-07-15

Transition-Aware Routing in Hybrid Hollow-Core/Single-Mode Fiber Networks: A Cost--Throughput Investigation

Md Ghulam Saber, Zhiping Jiang

Incremental deployment of hollow-core fiber (HCF) in single-mode-fiber (SMF) networks introduces a routing tradeoff: reducing HCF-SMF transitions can improve physical-layer feasibility, but overly transition-averse routing incurs harmful path detours. We study this tradeoff using…

View free PDFSource page
arxivcs.NI2026-07-31

METIS: A Declarative Slice Orchestrator for Application-Centric 5G/6G Networks

Arman Divband, Ali Yaghoubian, Navid Nikaein

Network slicing is the cornerstone of application-aware 5G and 6G networks, yet dynamic lifecycle management of network slice instances with coordinated quality-of-service enforcement across the radio access network and core network remains unresolved. Existing orchestrators rely…

View free PDFSource page