CORTEXA
← Browse
arxivcs.ARcs.CVeess.IV2026-07-04

BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision

Ang Li, Chang Gao

Extended Reality (XR) wearables require always-on perception within tight power envelopes of a few watts and motion-to-photon latency budgets below 20 ms, leaving only a few milliseconds for neural-network inference. Bit-serial computing is attractive for such energy-efficient neural network acceleration, but many existing architectures still process all bits even when ReLU sets the final output to zero. This paper presents BitFair, a software-hardware co-designed bit-serial CNN accelerator with learnable bit-level early termination and adaptive bit ordering, working under the ultra-low-power and strict latency requirements of XR applications. BitFair exploits dynamic bit-level sparsity by learning per-layer thresholds that trigger early termination when partial sums reliably predict that the final ReLU output will be zero. Furthermore, it searches for layer-wise bit orders that prioritize informative bits, maximizing early termination without sacrificing accuracy. A GlobalFoundries 12nm FinFET implementation with a core area of 0.34 mm^2, 104 KB on-chip memory, and voltage scaling from 0.55 to 0.70 V achieves sub-millisecond latency, up to 117.0 BTOPS/W, and 0.07 pJ/SOP. On IBM DVS128 Gesture and N-MNIST, BitFair achieves 96.5% and 97.7% accuracy, respectively, while improving effective energy efficiency by 4.0-22.1x and accuracy by up to 9.2% over prior fabricated XR vision accelerators.

View free PDFSource page

Related papers

arxivcs.CVeess.IV2026-07-07

Low-Power License Plate Detection and Recognition on a RISC-V Multi-Core MCU-Based Vision System

Lorenzo Lamberti, Manuele Rusci, Marco Fariselli, Francesco Paci, Luca Benini

In this paper, we present the first (to the best of our knowledge) demonstration of a low-power MCU-based edge device for Automatic License Plate Recognition (ALPR). The design leverages on a 9-core RISC-V processor, GAP8, coupled with a QVGA ultra-low-power greyscale imager. The…

View free PDFSource page
arxivcs.CVcs.AIcs.ARcs.DCcs.LG2026-07-01

Fusion: A Framework for Unified Sequential Token AdaptatIon in VisiOn TraNsformers

Aravind Pradeep, Samira Nazari, Mahdi Taheri, Christian Herglotz

Vision Transformers achieve strong image classification accuracy but process all image regions with nearly the same computation, even when many regions are redundant or uninformative. Recent adaptive inference methods reduce this cost by selectively compressing tokens or terminat…

View free PDFSource page
arxivcs.ARcs.CVcs.DCcs.LG2026-06-30

FlexViT: A Flexible FPGA-based Accelerator for Edge Vision Transformers

Hubert Dymarkowski, Xingjian Fu, Rappy Saha, Jude Haris, José Cano

Deploying Vision Transformer (ViT) models on edge platforms remains challenging due to their high computational demands and the architectural heterogeneity of modern hybrid ViT models, which incorporate both fully connected and convolutional layers. This heterogeneity leads to si…

View free PDFSource page
arxivcs.LGcs.ARcs.CV2026-07-20

Empowering On-Device Model Adaptation with an Edge AI Inference Accelerator

Mateusz Piechocki, Alessandro Capotondi, Marek Kraft

On-device model adaptation is essential to enable lifelong personalization on resource-constrained hardware, but compute, power, and memory limitations of such devices make end-to-end backpropagation impractical for modern deep neural networks. This work proposes a heterogeneous…

View free PDFSource page
arxiveess.IVcs.CVcs.LGmath.OCquant-ph2026-07-02

Quantum-Inspired Vision: Leveraging Wave-Particle Duality for Low-Illumination Enhancement

Yiquan Gao

This study provides a theoretical expansion of the recent Data Relativistic Uncertainty (DRU) framework by formalizing a physics-to-AI paradigm for image enhancement. By modeling images as probabilistic wave functions rather than deterministic states, the paradigm explicitly inte…

View free PDFSource page