CORTEXA
← Browse
arxivcs.ETcs.ARcs.LGeess.SY2026-07-10

LLM for EDA in Front-End Design: Challenges and Opportunities

Kangwei Xu, Bing Li, Ulf Schlichtmann

As chip complexity increases and time-to-market pressures grow, front-end design has become a critical bottleneck in chip development. Recently, Large Language Models (LLMs) have shown great potential in Electronic Design Automation (EDA). Beyond specification understanding, LLMs show the potential to serve as a unified intelligent interface for hardware description language (HDL) generation, testbench construction, and design space exploration. The rise of agentic AI, represented by pioneering systems such as OpenClaw, offers a strategic roadmap for the next generation EDA. From this perspective, this paper discusses the evolution of EDA from localized assistance to autonomous agentic execution. Then, we review representative advances of LLMs in front-end design, focusing on key tasks such as circuit and testbench generation from a shared specification, as well as design quality improvement in established workflows such as high-level synthesis. Finally, we discuss the key challenges and limitations of integrating LLMs into EDA, and outline future opportunities for advancing LLM-enabled front-end design, offering a systematic perspective for researchers interested in leveraging agentic AI technologies for EDA.

View free PDFSource page

Related papers

arxivcs.ARcs.ETeess.SY2026-07-31

Low-Power PLL-Based Clock Stabilization for Flexible IGZO AMS Systems

Paula Carolina Lozano Duarte, Georgios Zervakis, Mehdi Tahoori

Flexible electronics (FE) platforms rely on analog and mixed-signal (AMS) circuits - biosensors, readout front-ends, and analog-to-digital converters - that dominate both functionality and energy consumption, making on-chip clock generation an essential yet power-critical functio…

View free PDFSource page
arxivcs.ARcs.AIcs.ETcs.LG2026-07-29

LLMET: Enabling Cross-Layer Evaluation of Emerging M3D Memories for Energy-Efficient LLM Serving

Ming-Yen Lee, Hanchen Yang, Faaiq Waqar, Harsono Simka, Tushar Krishna, Muhammed Ahosan Ul Karim, et al.

The energy consumption of Large Language Model (LLM) serving is becoming a major system challenge as deployment scales, driven by hardware power and thermal constraints and rising electricity costs. A key contributor to chip energy dissipation is data movement between limited on-…

View free PDFSource page
arxivcs.ETcs.AIcs.ARcs.DCcs.LG2026-07-06

Optimizing ML Workload Partitioning between CPUs and CIM Accelerators for Heterogeneous Computing

Joel Klein, Rebecca Pelke, Roberto Laudani, Jan Moritz Joseph, Rainer Leupers

Computing-in-Memory (CIM) accelerators execute Matrix-Vector Multiplications (MVMs) in memory, making them a compelling solution for Machine Learning (ML) workloads. However, existing ML workload partitioning approaches for CIM accelerators do not fully account for Resistive Rand…

View free PDFSource page
arxivcs.ARcs.ETcs.LG2026-07-19

ThRIve: Thermally Robust CNN Inference via Low-Rank Adaptation in Heterogeneous PIM Architectures

Vibhanshu Sharma, Pratyush Dhingra, Janardhan Rao Doppa, Partha Pratim Pande

Processing-In-Memory (PIM) has emerged as a promising technology for accelerating machine learning (ML) workloads. Specifically, non-volatile memory-based PIM architectures have enabled effective ML acceleration due to their ability to perform energy-efficient matrix-vector multi…

View free PDFSource page
arxivcs.ETcond-mat.mes-hallcs.ARcs.LGcs.NE2026-07-30

Nanoparticle Networks for Neuromorphic Computing

Jonas Mensing, Wilfred G. van der Wiel, Andreas Heuer

Physical computing leverages complex dynamical systems for energy-efficient data processing. In this work, we present a neuromorphic architecture based on metallic nanoparticles interconnected by molecular junctions on a $\text{SiO}_2$/Si substrate. We demonstrate that surroundin…

View free PDFSource page